Improving Processor Performance By Dynamically Pre Processing The Instruction Stream
Download and Read Improving Processor Performance By Dynamically Pre Processing The Instruction Stream full books in PDF, ePUB, and Kindle. Read online free Improving Processor Performance By Dynamically Pre Processing The Instruction Stream ebook anywhere anytime directly on your device. We cannot guarantee that every ebooks is available!
Improving Processor Performance by Dynamically Pre-processing the Instruction Stream
Author | : James David Dundas |
Publisher | : |
Total Pages | : 536 |
Release | : 1998 |
Genre | : Cache memory |
ISBN | : |
Download Improving Processor Performance by Dynamically Pre-processing the Instruction Stream Book in PDF, Epub and Kindle
The exponentially increasing gap between processors and off-chip memory, as measured in processor cycles, is rapidly turning memory latency into a major processor performance bottleneck. Traditional solutions, such as employing multiple levels of caches, are expensive and do not work well with some applications. We evaluate a technique, called runahead pre-processing, that can significantly improve processor performance. The instruction and data stream prefetches generated during runahead episodes led to a significant performance improvement for all of the benchmarks we examined. We found that runahead typically led to about a 30% reduction in CPI for the four Spec95 integer benchmarks that we simulated, while runahead was able to reduce CPI by 77% for the STREAM benchmark. This is for a five stage pipeline with two levels of split instruction and data caches: 8KB each of L1, and 1MB each of L2. A significant result is that when the latency to off-chip memory increases, or if the caching performance for a particular benchmark is poor, runahead is especially effective as the processor has more opportunities in which to pre-process instructions. Finally, runahead appears particularly well suited for use with high clock-rate in-order processors that employ relatively inexpensive memory hierarchies.
Improving Processor Performance by Dynamically Pre-processing the Instruction Stream Related Books
Pages: 536
Pages: 384
Pages: 476
Pages: 800
Pages: 806